## 10700351\_CLSTITLES

Titles of Most Frequently Occurring Classifications of Patents Returned From A Search of 10700351 on April 27, 2005

```
.00 (3 OR, 0 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
710/100 INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
3 710/100
               10 (2 OR, 1 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT 710/100 INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
                                        .Bus access regulation
..Bus master/slave controlling
               710/107
               710/110
              (1 OR, 2 XR)
Class 712: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
SYSTEMS: PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING
712/1 PROCESSING ARCHITECTURE

TO PROCESSING ARCHITECTURE
TO PROCESSOR OF Multichip or multimodule processor having sequences.
3 712/36
                                        .Microprocessor or multichip or multimodule processor having sequential program control
                                         ..Application specific
              3 (2 OR, 0 XR)
Class 178 : TELEGRAPHY
178/2R SYSTEMS
178/3
2 178/3
               25.52 (1 or, 1 xr)
Class 340 : COMMUNICATIONS: ELECTRICAL
340/825 SELECTIVE
     340/825.52
               340/825.52
                                        .Addressing
                          370/364
               Class
370/351
370/357
                                        .Through a circuit switch
               370/360
370/362
                                        .. Switching control
                                        ...Bus switch
....Having plural buses
               370/364
                          (0 OR, 2 XR)
370 : MULTIPLEX COMMUNICATIONS
1 PATHFINDING OR ROUTING
2 370/419
               Class
370/351
370/389
                                        Switching a message which includes an address header ... Input or output circuit, per se (i.e., line interface)
               370/419
              107 (1 OR, 1 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT 710/100 INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) 710/107 .Bus access regulation
2 710/107
               60 (2 OR, 0 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
710/260 INTERRUPT PROCESSING
2 710/260
              263 (1 OR, 1 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
710/260 INTERRUPT PROCESSING
710/263 .Interrupt queuing
2 710/263
              306 (1 OR, 1 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
710/100 INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
710/305 .Bus interface architecture
710/306 ..Bus bridge
2 710/306
              316 (2 OR, 0 XR)
Class 710: ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
710/100 INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
710/305 .Bus interface architecture
710/316 ..Path selection switch
2 710/316
                            (1 OR, 1 XR)
711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL
2 711/121
               Class
              711/100
711/117
711/118
711/119
711/121
                                        ..Caching
...Multiple caches
...Private caches
                          (1 OR, 1 XR)
711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY
STORAGE ACCESSING AND CONTROL
Hierarchical memories
2 711/141
              Class
711/100
711/117
711/118
                                        .. Caching
              711/141
                                        ...Coherency
              .55 (0 OR, 2 XR)
Class 711: ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: MEMORY
711/100 STORAGE ACCESSING AND CONTROL
2 711/155
```

711/154 711/155 .Control technique ..Read-modify-write (RMW)

Page 2